

WHAT IS CLAIMED IS:

1. A method of controlling a processor comprising
switching parallel availability of a plurality of processing
5 blocks formed inside a processor in accordance with a
temperature.

2. The method of controlling a processor according to
claim 1, comprising switching a combination of the parallel
10 availability and an operating frequency in accordance with a
temperature of the processor.

3. The method of controlling a processor according to
claim 1, comprising allocating tasks in consideration of the
15 number of the plurality of processing blocks available in
parallel, the number being determined task by task.

4. The method of controlling a processor according to
claim 1, comprising allocating tasks to at least a processing
20 block having a lowest temperature among the plurality of
processing blocks.

5. The method of controlling a processor according to
claim 3, comprising allocating tasks to at least a processing
25 block having a lowest temperature among the plurality of

processing blocks.

6. A method of controlling a processor comprising
switching between combinations of parallel availability of a
5 plurality of processing blocks formed inside a processor and
an operating frequency by consulting a predetermined table.

7. The method of controlling a processor according to
claim 6, wherein the table describes processing performance
10 for each of the combinations.

8. The method of controlling a processor according to
claim 7, wherein when the processor is predicted to exceed or
exceeds a predetermined threshold in temperature, a
15 combination yielding a smaller amount of heat generation than
that of a combination selected currently is detected out of
the combinations, so that the combination selected currently
is switched to the combination detected.

20 9. The method of controlling a processor according to
claim 8, wherein when a plurality of combinations are detected,
the combination selected currently is switched to a
combination yielding maximum performance.

25 10. A processor comprising:

a plurality of processing blocks;
a sensor which measures a temperature; and
a control unit which switches parallel availability of
the plurality of processing blocks in accordance with the
5 measured temperature.

11. The processor according to claim 10, wherein the
control unit switches between combinations of the parallel
availability and an operating frequency in accordance with the
10 temperature.

12. The processor according to claim 10, wherein the
control unit allocates tasks in consideration of the number of
the plurality of processing blocks available in parallel, the
15 number being determined task by task.

13. The processor according to claim 10, wherein the
control unit allocates tasks to at least a processing block
having a lowest temperature among the plurality of processing
20 blocks.

14. The processor according to claim 12, wherein the
control unit allocates tasks to at least a processing block
having a lowest temperature among the plurality of processing
25 blocks.

15. A processor comprising:

a plurality of processing blocks;

a table which describes combinations of parallel

5 availability of the plurality of processing blocks and an
operating frequency; and

a control unit which consults the table and switches
between the combinations as appropriate.

10 16. The processor according to claim 15, wherein the
table describes processing performance for each of the
combinations.

17. The processor according to claim 16, wherein when the
15 processor is predicted to exceed or exceeds a predetermined
threshold in temperature, the control unit selects a
combination yielding a smaller amount of heat generation than
at present out of the combinations, and switches to the
combination selected.

20

18. An information processing apparatus comprising a
processor which executes various tasks,

the processor including:

a plurality of processing blocks;

25 a sensor which measures a temperature; and

a control unit which switches parallel availability of the plurality of processing blocks in accordance with the measured temperature.

5 19. The information processing apparatus according to claim 18, wherein the control unit switches a combination of the parallel availability and an operating frequency in accordance with the temperature.

10 20. The information processing apparatus according to claim 18, wherein the control unit allocates tasks in consideration of the number of the plurality of processing blocks available in parallel, the number being determined task by task.

15

21. The information processing apparatus according to claim 18, wherein the control unit allocates tasks to at least a processing block having a lowest temperature among the plurality of processing blocks.

20

22. The information processing apparatus according to claim 20, wherein the control unit allocates tasks to at least a processing block having a lowest temperature among the plurality of processing blocks.

25

23. An information processing apparatus comprising a processor which executes various tasks,

the processor including:

a plurality of processing blocks;

5 a table which describes combinations of parallel availability of the plurality of processing blocks and an operating frequency; and

a control unit which consults the table and switches between the combinations as appropriate.

10

24. An information processing system comprising a processor which executes various tasks,

the processor including:

a plurality of processing blocks;

15 a sensor which measures a temperature; and

a control unit which switches parallel availability of the plurality of processing blocks in accordance with the measured temperature.

20 25. The information processing system according to claim 24, wherein the control unit switches between combinations of the parallel availability and an operating frequency in accordance with the temperature.

25 26. The information processing system according to claim

24, wherein the control unit allocates tasks in consideration of the number of the plurality of processing blocks available in parallel, the number being determined task by task.

5 27. The information processing system according to claim 24, wherein the control unit allocates tasks to at least a processing block having a lowest temperature among the plurality of processing blocks.

10 28. The information processing system according to claim 26, wherein the control unit allocates tasks to at least a processing block having a lowest temperature among the plurality of processing blocks.

15 29. An information processing system comprising a processor which executes various tasks,
the processor including:
a plurality of processing blocks;
a table which describes combinations of parallel
20 availability of the plurality of processing blocks and an operating frequency; and
a control unit which consults the table and switches between the combinations as appropriate.

25 30. A processor control program comprising switching

parallel availability of a plurality of processing blocks
formed inside a processor in accordance with a temperature.

31. The processor control program according to claim 30,
5 comprising switching a combination of the parallel
availability and an operating frequency in accordance with a
temperature of the processor.

32. The processor control program according to claim 30,
10 comprising allocating tasks in consideration of the number of
the plurality of processing blocks available in parallel, the
number being determined task by task.

33. The processor control program according to claim 30,
15 comprising allocating tasks to at least a processing block
having a lowest temperature among the plurality of processing
blocks.

34. The processor control program according to claim 32,
20 comprising allocating tasks to at least a processing block
having a lowest temperature among the plurality of processing
blocks.

35. A processor control program comprising switching
25 between combinations of parallel availability of a plurality

of processing blocks formed inside a processor and an operating frequency by consulting a predetermined table.